MSCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MSCR

DIS_PRE=DIS_PRE_0, HOLDTIME=HOLDTIME_0

MII Speed Control Register

MII_SPEED	MII Speed
DIS_PRE	Disable Preamble 0 (DIS_PRE_0): Preamble enabled. 1 (DIS_PRE_1): Preamble (32 ones) is not prepended to the MII management frame.
HOLDTIME	Hold time On MDIO Output 0 (HOLDTIME_0): 1 internal module clock cycle 1 (HOLDTIME_1): 2 internal module clock cycles 2 (HOLDTIME_2): 3 internal module clock cycles 7 (HOLDTIME_7): 8 internal module clock cycles

() ()